



LEOPARD IMAGING INC

LI-APOLLO-ADP-AR023Z-YUV

Data Sheet

Key Features

- Compatible with Intel Apollo Processor board
- MIPI interface
- YUV output without compression
- Color sensor
- Built in AP0202 ISP
- Built in Parallel-to-MIPI Bridge
- Support two cameras
- Provide customization services
- Weight: 18 g
- Part#: **LI-APOLLO-ADP-AR023Z-YUV**




Lens Spec

- Model: M13B0618WR5
- Focal length: 6.0 mm
- Aperture, F/#: 1.8
- Built in 650nm IR cut filter
- FOV (D/H/V): 69° / 58° / 31°
- IRIS: Fixed
- Mount: M12 x 0.5 – 6g



BOM

#	Items	QTY
1	LI-AR023Z-YUV-MIPI	1
2	FAW-1233-01 cable	1
3	LI-APOLLO-ADP	1

Dimensions (FAW-1233-01)






Dimensions (LI-AR023Z-YUV-MIPI)




Leopard Imaging Inc.

1130 Cadillac Ct., Milpitas, CA 95035, USA
 Phone: +1-408-263-0988
 Fax: +1-408-217-1960
 Email: sales@leopardimaging.com
 Website: www.leopardimaging.com

Dimensions (LI-APOLLO-ADP)



Work on Intel Apollo Processor board



Connect pin1 (LI-APOLLO-ADP) to pin1 (Intel Apollo board) ... pin40 to pin40



Leopard Imaging Inc.


1130 Cadillac Ct., Milpitas, CA 95035, USA
 Phone: +1-408-263-0988
 Fax: +1-408-217-1960
 Email: sales@leopardimaging.com
 Website: www.leopardimaging.com



Interfaces


Interface J1

- Part#: AXE640124
- Number of Positions: 40
- Pitch: 0.4mm
- Number of Rows: 2




Interface J2

- Part#: 20525-030E-02C
- Number of Positions: 30
- Pitch: 0.4mm
- Mating I-PEX cable: FAW-1233-01 (100mm)



Interface J3

- Part#: 10118192-0001LF
- Connector Type: USB - micro B
- Number of Contacts: 5
- USB2.0 port for 5V Source



LI-AR023Z-YUV-MIPI



Camera Spec	
Image Sensor	ON Semiconductor AR023Z 1080p HD Sensor
Optical format	1/2.7" (6.6 mm)
Number of active pixels	1928H x 1088V
Pixel size	3.0 um (H) x 3.0 um (V)
Interface	MIPI interface
Lens mount	M12
Weight	12 g
Interfaces	
Interface J4: <ul style="list-style-type: none"> Part#: 20525-030E-02C Number of Positions: 30 Pitch: 0.4mm Mating I-PEX cable: FAW-1233 	
Interface J7: <ul style="list-style-type: none"> Part#: 1734829-2 Number of Positions: 2 Pitch: 1.25mm 	
Interface J6: <ul style="list-style-type: none"> Part#: 1734829-2 Number of Positions: 2 Pitch: 1.25mm 	



Absolute Maximum Ratings

Symbol	Definition	Condition	Min	Max	Unit
VDD_MAX	Core digital voltage		-0.3	2.4	V
VDD_IO_MAX	I/O digital voltage		-0.3	4	V
VAA_MAX	Analog voltage		-0.3	4	V
VAA_PIX	Pixel supply voltage		-0.3	4	V
VDD_PLL	PLL supply voltage		-0.3	4	V
VDD_SLVS_MAX	HiSpi I/O digital voltage		-0.3	2.4	V
t _{ST}	Storage temperature		-40	85	°C

Note: Exposure to absolute maximum rating conditions for extended periods may affect reliability.

1080p30 Linear 74MHz Parallel 1.8v

Definition	Condition	Symbol	Voltage	Min	Typ	Max	Unit
Digital operating current	Streaming 1080p30	I _{DD}	1.8		109		mA
I/O digital operating current	Streaming 1080p30	I _{DD_IO}	1.8		16.6		mA
Analog operating current	Streaming 1080p30	I _{AA}	2.8		45		mA
Pixel supply current	Streaming 1080p30	I _{AA_PIX}	2.8		4		mA
PLL supply current	Streaming 1080p30	I _{DD_PLL}	2.8		6.2		mA

Note: Operating currents are measured at the following conditions:

- VAA = VAA_PIX = VDD_PLL = 2.8 V
- VDD = VDD_IO = 1.8 V
- PLL Enabled and PIXCLK = 74.25 MHz
- T_j = 25°C

1080p30 HDR (ALTM) 74MHz Parallel 1.8v


Definition	Condition	Symbol	Voltage	Min	Typ	Max	Unit
Digital operating current	Streaming 1080p30	I _{DD}	1.8		175		mA
I/O digital operating current	Streaming 1080p30	I _{DD_IO}	1.8		18.5		mA
Analog operating current	Streaming 1080p30	I _{AA}	2.8		60.8		mA
Pixel supply current	Streaming 1080p30	I _{AA_PIX}	2.8		4.7		mA
PLL supply current	Streaming 1080p30	I _{DD_PLL}	2.8		6.2		mA

Note: Operating currents are measured at the following conditions:

- VAA = VAA_PIX = VDD_PLL = 2.8 V
- VDD = VDD_IO = 1.8 V
- PLL Enabled and PIXCLK = 74.25 MHz
- T_j = 25°C



Quantum Efficiency



DC Characteristics

Symbol	Definition	Condition	Min	Typ	Max	Unit
VDD	Core digital voltage		1.7	1.8	1.95	V
VDD_IO	I/O digital voltage		1.7/2.5	1.8/2.8	1.9/3.1	V
VAA	Analog voltage		2.5	2.8	3.1	V
VAA_PIX	Pixel supply voltage		2.5	2.8	3.1	V
VDD_PLL	PLL supply voltage		2.5	2.8	3.1	V
VDD_SLVS	HiSPi supply voltage		0.3	0.4	0.6	V
VIH	Input HIGH voltage		$V_{DD_IO} \cdot 0.7$	–	–	V
VIL	Input LOW voltage		–	–	$V_{DD_IO} \cdot 0.3$	V
IIN	Input leakage current	No pull-up resistor; $V_{IN} = V_{DD_IO}$ or DGND	20	–	–	μA
VOH	Output HIGH voltage		$V_{DD_IO} - 0.3$	–	–	V
VOL	Output LOW voltage		–	–	0.4	V
IOH	Output HIGH current	At specified VOH	-22	–	–	mA
IOL	Output LOW current	At specified VOL	–	–	22	mA


Caution Stresses greater than those listed in Table 14 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.



Leopard Imaging Inc.

1130 Cadillac Ct., Milpitas, CA 95035, USA
 Phone: +1-408-263-0988
 Fax: +1-408-217-1960
 Email: sales@leopardimaging.com
 Website: www.leopardimaging.com

Two-Wire Serial Bus Timing Parameters



Note: Read sequence: For an 8-bit READ, read waveforms start after WRITE command and register address are issued.

Two-Wire Serial Bus Characteristics

$f_{EXTCLK} = 27 \text{ MHz}$; $V_{DD} = 1.8\text{V}$; $V_{DD_IO} = 2.8\text{V}$; $V_{AA} = 2.8\text{V}$; $V_{AA_PIX} = 2.8\text{V}$; $V_{DD_PLL} = 2.8\text{V}$; $T_A = 25^\circ\text{C}$

Parameter	Symbol	Standard Mode		Fast Mode		Unit
		Min	Max	Min	Max	
SCLK Clock Frequency	f_{SCL}	0	100	0	400	KHz
Hold time (repeated) START condition. After this period, the first clock pulse is generated	$t_{HD;STA}$	4.0	-	0.6	-	μs
LOW period of the SCLK clock	t_{LOW}	4.7	-	1.3	-	μs
HIGH period of the SCLK clock	t_{HIGH}	4.0	-	0.6	-	μs
Set-up time for a repeated START condition	$t_{SU;STA}$	4.7	-	0.6	-	μs
Data hold time	$t_{HD;DAT}$	0 ⁴	3.45 ⁵	0 ⁶	0.9 ⁵	μs
Data set-up time	$t_{SU;DAT}$	250	-	100 ⁶	-	ns
Rise time of both SDATA and SCLK signals	t_r	-	1000	$20 + 0.1Cb^7$	300	ns
Fall time of both SDATA and SCLK signals	t_f	-	300	$20 + 0.1Cb^7$	300	ns
Set-up time for STOP condition	$t_{SU;STO}$	4.0	-	0.6	-	μs
Bus free time between a STOP and START condition	t_{BUF}	4.7	-	1.3	-	μs
Capacitive load for each bus line	Cb	-	400	-	400	pF
Serial interface input pin capacitance	CIN_SI	-	3.3	-	3.3	pF
SDATA max load capacitance	CLOAD_SD	-	30	-	30	pF
SDATA pull-up resistor	RSD	1.5	4.7	1.5	4.7	K Ω


- Notes:
1. This table is based on I²C standard (v2.1 January 2000). Philips Semiconductor.
 2. Two-wire control is I²C-compatible.
 3. All values referred to $V_{IHmin} = 0.9 V_{DD}$ and $V_{ILmax} = 0.1V_{DD}$ levels. Sensor EXCLK = 27 MHz.
 4. A device must internally provide a hold time of at least 300 ns for the SDATA signal to bridge the undefined region of the falling edge of SCLK.
 5. The maximum $t_{HD;DAT}$ has only to be met if the device does not stretch the LOW period (t_{LOW}) of the SCLK signal.
 6. A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement $t_{SU;DAT} = 250$ ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLK signal. If such a device does stretch the LOW period of the SCLK signal, it must output the next data bit to the SDATA line $t_r \text{ max} + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the Standard-mode I²C-bus specification) before the SCLK line is released.
 7. Cb = total capacitance of one bus line in pF.



Leopard Imaging Inc.

1130 Cadillac Ct., Milpitas, CA 95035, USA
 Phone: +1-408-263-0988
 Fax: +1-408-217-1960
 Email: sales@leopardimaging.com
 Website: www.leopardimaging.com

I/O Timing Diagram



I/O Timing Characteristics

Symbol	Definition	Condition	Min	Typ	Max	Unit
$f_{EXTCLK1s}$	Input clock frequency		6	–	48	MHz
$t_{EXTCLK1}$	Input clock period		20.8	–	166	ns
t_R	Input clock rise time		–	3	–	ns
t_F	Input clock fall time		–	3	–	ns
t_{RP}	Pixclk rise time		–	4	–	ns
t_{FP}	Pixclk fall time		–	4	–	ns
	Clock duty cycle		40	50	60	%
$t_{PIX JITTER}$	Jitter on PIXCLK		–	1	–	ns
t_{CP}	EXTCLK to PIXCLK propagation delay	Nominal voltages, PLL Disabled	–	32.4	–	ns
f_{PIXCLK}	PIXCLK frequency	Default, Nominal Voltages	6		74.25	MHz
t_{PD}	PIXCLK to data valid	Default, Nominal Voltages	–	2.3	–	ns
t_{PFH}	PIXCLK to FV HIGH	Default, Nominal Voltages	–	5.7	–	ns
t_{PLH}	PIXCLK to LV HIGH	Default, Nominal Voltages	–	5.5	–	ns
t_{PFL}	PIXCLK to FV LOW	Default, Nominal Voltages	–	4.3	–	ns
t_{PLL}	PIXCLK to LV LOW	Default, Nominal Voltages	–	4.6	–	ns
CLOAD	Output load capacitance		–	<10	–	pF
CIN	Input pin capacitance		–	2.5	–	pF

Note: I/O timing characteristics are measured under the following conditions:


- Temperature is 25°C ambient
- 10 pF load
- 1.8V I/O supply voltage



Leopard Imaging Inc.

1130 Cadillac Ct., Milpitas, CA 95035, USA
 Phone: +1-408-263-0988
 Fax: +1-408-217-1960
 Email: sales@leopardimaging.com
 Website: www.leopardimaging.com

Power Up




Power-Up Sequence

Definition	Symbol	Minimum	Typical	Maximum	Unit
VDD_PLL to VAA/VAA_PIX ³	t0	0	100	–	μs
VAA/VAA_PIX to VDD_IO	t1	0	100	–	μs
VDD_IO to VDD	t2	0	100	–	μs
VDD to VDD_SLVS	t3	0	100	–	μs
Xtal settle time	tx	–	30 ¹	–	ms
Hard Reset	t4	1 ²	–	–	ms
Internal Initialization	t5	150000	–	–	EXTCLKs
PLL Lock Time	t6	1	–	–	ms

- Notes:
1. Xtal settling time is component-dependent, usually taking about 10 – 100 ms.
 2. Hard reset time is the minimum time required after power rails are settled. In a circuit where Hard reset is held down by RC circuit, then the RC time must include the all power rail settle time and Xtal settle time.
 3. It is critical that VDD_PLL is not powered up after the other power supplies. It must be powered before or at least at the same time as the others. If the case happens that VDD_PLL is powered after other supplies then sensor may have functionality issues and will experience high current draw on this supply.



Power Down



Power-Down Sequence

Definition	Symbol	Minimum	Typical	Maximum	Unit
VDD_SLVS to VDD	t0	0	–	–	μs
VDD to VDD_IO	t1	0	–	–	μs
VDD_IO to VAA/VAA_PIX	t2	0	–	–	μs
VAA/VAA_PIX to VDD_PLL	t3	0	–	–	μs
PwrDn until Next PwrUp Time	t4	100	–	–	ms

t4 is required between power down and next power up time; all decoupling caps from regulators must be completely discharged.



Leopard Imaging Inc.

1130 Cadillac Ct., Milpitas, CA 95035, USA
 Phone: +1-408-263-0988
 Fax: +1-408-217-1960
 Email: sales@leopardimaging.com
 Website: www.leopardimaging.com